Aug. 17, 2022, 1:20 a.m. | Jingyao Zhang, Hoda Naghibijouybari, Elaheh Sadredini

cs.CR updates on arXiv.org arxiv.org

To provide data and code confidentiality and reduce the risk of information
leak from memory or memory bus, computing systems are enhanced with encryption
and decryption engine. Despite massive efforts in designing hardware
enhancements for data and code protection, existing solutions incur significant
performance overhead as the encryption/decryption is on the critical path. In
this paper, we present Sealer, a high-performance and low-overhead in-SRAM
memory encryption engine by exploiting the massive parallelism and bitline
computational capability of SRAM subarrays. Sealer …

aes encryption memory memory encryption performance

Information Security Engineers

@ D. E. Shaw Research | New York City

Technology Security Analyst

@ Halton Region | Oakville, Ontario, Canada

Senior Cyber Security Analyst

@ Valley Water | San Jose, CA

Computer and Forensics Investigator

@ ManTech | 221BQ - Cstmr Site,Springfield,VA

Senior Security Analyst

@ Oracle | United States

Associate Vulnerability Management Specialist

@ Diebold Nixdorf | Hyderabad, Telangana, India