July 15, 2022, 1:20 a.m. | Mukta Debnath, Animesh Basak Chowdhury, Debasri Saha, Susmita Sur-Kolay

cs.CR updates on arXiv.org arxiv.org

Exhaustive testing of high-level designs pose an arduous challenge due to
complex branching conditions, loop structures and inherent concurrency of
hardware designs. Test engineers aim to generate quality test-cases satisfying
various code coverage metrics to ensure minimal presence of bugs in a design.
Prior works in testing SystemC designs are time inefficient which obstruct
achieving the desired coverage in shorter time-span. We interleave greybox
fuzzing and concolic execution in a systematic manner and generate quality
test-cases accelerating test coverage metrics. …

design fuzzing se test

Principal Security Engineer

@ Elsevier | Home based-Georgia

Infrastructure Compliance Engineer

@ NVIDIA | US, CA, Santa Clara

Information Systems Security Engineer (ISSE) / Cybersecurity SME

@ Green Cell Consulting | Twentynine Palms, CA, United States

Sales Security Analyst

@ Everbridge | Bengaluru

Alternance – Analyste Threat Intelligence – Cybersécurité - Île-de-France

@ Sopra Steria | Courbevoie, France

Third Party Cyber Risk Analyst

@ Chubb | Philippines