all InfoSec news
Design and Implementation of a Secure RISC-V Microprocessor. (arXiv:2205.05095v1 [cs.CR])
May 12, 2022, 1:20 a.m. | Kleber Stangherlin, Manoj Sachdev
cs.CR updates on arXiv.org arxiv.org
Secret keys can be extracted from the power consumption or electromagnetic
emanations of unprotected devices. Traditional counter-measures have limited
scope of protection, and impose several restrictions on how sensitive data must
be manipulated. We demonstrate a bit-serial RISC-V microprocessor
implementation with no plain-text data. All values are protected using Boolean
masking. Software can run with little to no counter-measures, reducing code
size and performance overheads. Unlike previous literature, our methodology is
fully automated and can be applied to designs of …
More from arxiv.org / cs.CR updates on arXiv.org
Jobs in InfoSec / Cybersecurity
SOC 2 Manager, Audit and Certification
@ Deloitte | US and CA Multiple Locations
Cyber Security Cloud Solution Architect
@ Microsoft | London, London, United Kingdom
Compliance Program Analyst
@ SailPoint | United States
Software Engineer III, Infrastructure, Google Cloud Security and Privacy
@ Google | Sunnyvale, CA, USA
Cryptography Expert
@ Raiffeisen Bank Ukraine | Kyiv, Kyiv city, Ukraine
Senior Cyber Intelligence Planner (15.09)
@ OCT Consulting, LLC | Washington, District of Columbia, United States