Web: http://arxiv.org/abs/2104.08559

April 27, 2022, 1:20 a.m. | Yujie Cui, Chun Yang, Xu Cheng

cs.CR updates on arXiv.org arxiv.org

Caches have been used to construct various types of covert and side channels
to leak information. Most existing cache channels exploit the timing difference
between cache hits and cache misses. However, we introduce a new and broader
classification of cache covert channel attacks: Hit+Miss, Hit+Hit, and
Miss+Miss. We highlight that cache misses for cache lines in different states
may have more significant time differences, and these can be used as timing
channels. Based on this classification, we propose a new …

abusing cache information leak processors states

More from arxiv.org / cs.CR updates on arXiv.org

Field CISO

@ Rubrik | London, United Kingdom

Android-Savvy Reverse Engineer

@ ARSIEM | Laurel, MD

Junior Information Security Analyst

@ IT Concepts Inc. | Washington, District of Columbia, United States

Senior Network Security Engineer

@ UBDS | England, United Kingdom - Remote

Software Engineer, Security Infrastructure

@ Robinhood | US - Remote

Mid-Level Research Cyber Security Engineer (Hybrid options available)

@ Riverside Research | Beavercreek, Ohio

Security Intelligence Manager, Incident Response

@ Atlassian | Sydney, Australia

Security Consultant, Professional Services

@ Amazon.com | Seoul, KOR

Senior Cybersecurity Architect

@ Lucayan Technology Solutions LLC | Tampa, Florida, United States

Application Security Engineer

@ PlayStation Global | United States, San Francisco, CA

Security Engineer I, Offensive Security Penetration Testing

@ Amazon.com | US, TX, Virtual Location - Texas

Cyber Security Engineer

@ GWA Group | Derrimut, Victoria, Australia