Aug. 22, 2022, 1:20 a.m. | Alexander Hepp, Tiago Perez, Samuel Pagliarini, Georg Sigl

cs.CR updates on arXiv.org arxiv.org

A potential vulnerability for integrated circuits (ICs) is the insertion of
hardware trojans (HTs) during manufacturing. Understanding the practicability
of such an attack can lead to appropriate measures for mitigating it. In this
paper, we demonstrate a pragmatic framework for analyzing HT susceptibility of
finalized layouts. Our framework is representative of a fabrication-time
attack, where the adversary is assumed to have access only to a layout
representation of the circuit. The framework inserts trojans into tapeout-ready
layouts utilizing an Engineering …

hardware trojan

SOC 2 Manager, Audit and Certification

@ Deloitte | US and CA Multiple Locations

Cloud Technical Solutions Engineer, Security

@ Google | Mexico City, CDMX, Mexico

Assoc Eng Equipment Engineering

@ GlobalFoundries | SGP - Woodlands

Staff Security Engineer, Cloud Infrastructure

@ Flexport | Bellevue, WA; San Francisco, CA

Software Engineer III, Google Cloud Security and Privacy

@ Google | Sunnyvale, CA, USA

Software Engineering Manager II, Infrastructure, Google Cloud Security and Privacy

@ Google | San Francisco, CA, USA; Sunnyvale, CA, USA