all InfoSec news
A Case for Self-Managing DRAM Chips: Improving Performance, Efficiency, Reliability, and Security via Autonomous in-DRAM Maintenance Operations. (arXiv:2207.13358v2 [cs.AR] UPDATED)
Oct. 25, 2022, 1:20 a.m. | Hasan Hassan, Ataberk Olgun, A. Giray Yaglikci, Haocong Luo, Onur Mutlu
cs.CR updates on arXiv.org arxiv.org
The memory controller is in charge of managing DRAM maintenance operations
(e.g., refresh, RowHammer protection, memory scrubbing) in current DRAM chips.
Implementing new maintenance operations often necessitates modifications in the
DRAM interface, memory controller, and potentially other system components.
Such modifications are only possible with a new DRAM standard, which takes a
long time to develop, leading to slow progress in DRAM systems.
In this paper, our goal is to 1) ease the process of enabling new DRAM
maintenance operations …
autonomous case chips dram efficiency operations performance security
More from arxiv.org / cs.CR updates on arXiv.org
Jobs in InfoSec / Cybersecurity
Information Technology Specialist II: Network Architect
@ Los Angeles County Employees Retirement Association (LACERA) | Pasadena, CA
Cybersecurity Skills Challenge -- Sponsored by DoD
@ Correlation One | United States
Security Operations Center (SOC) Analyst
@ GK Cybersecurity Group | Remote
Information Security Officer DIGI
@ Citymesh | Oostkamp, Vlaams Gewest, Belgium
Banking Sector | SOC Analyst
@ Devoteam | Porto, Portugal
Principal Cloud Security Engineer
@ Arctic Wolf | Remote - Minnesota